

TFE4188 Analog Neural Networks

Attention Is All You Need



Neural Nets 3blue1brown





Carsten Wulff 2025

Neural Networks

From the 00 ^o ground up

 $a_{l+1}=\sigma(W_la_l+b_l)$

A NN consists of addition, multiplication, and a non-linear function

Input Layer

Hidden Layer

Output Layer







$$\mathrm{OA}_{(x,y,k)} = f \left(\sum_{i=0}^{R-1} \sum_{j=0}^{S-1} \sum_{c=0}^{C-1} \mathrm{IA}_{(x+i,y+j,c)} imes
ight)$$

 $\left\langle W_{(i,j,c,k)}
ight
angle$

Assume N neurons

- N multiplications per neuron
- N + 1 additions per neuron
- 1 sigmoid per neuron

For efficient inference, additions and multiplications should be low power!







Kirchoff's circuit laws



Kirchoff's voltage law

The directed sum of the potential differences around any closed loop is zero

$$V_1 + V_2 + V_3 + V_4 = 0$$





Carsten Wulff 2025

Vo=V, +U2+U3



Kirchoff's current law

The algebraic sum of currents in a network of conductors meeting at a point is zero



$$i_1 + i_2 + i_3 + i_4 = 0$$





Charge concervation

See Charge concervation on Wikipedia

 $Q_4 = Q_1 + Q_2 + Q_3$

 $V_4 = rac{C_1 V_1 + C_2 V_2 + C_3 V_3}{C_1 + C_2 + C_3}$

 $Q_1 = V_1 C_1$



Multiplication



$$\begin{aligned} \text{Digital capacitance} \\ V_4 &= \frac{C_1 V_1 + C_2 V_2 + C_3 V_3}{C_1 + C_2 + C_3} \\ V_O &= \frac{C_1}{C_{TOT}} V_1 + \dots + \frac{C_N}{C_{TOT}} V_N \end{aligned}$$

Make capacitors digitally controlled, then

$$w_1 = rac{C_1}{C_{TOT}}$$

Might have a slight problem with variable gain as a function of total capacitance

 $Q_1 =$











Translinear principle

MOSFET in sub-threshold

$$I = I_{D0} rac{W}{L} e^{(V_{GS} - V_{th})/n U_T} \;, U_T = rac{kT}{q}$$

$$egin{aligned} I = \ell e^{V_{GS}/nU_T} \;, \ell = I_{D0}rac{W}{L}e^{-V_{th}/nU_T} \ V_{GS} = nU_T \lnigg(rac{I}{\ell}igg) \end{aligned}$$





$$egin{aligned} V_1 + V_2 &= V_3 + V_4 \ n U_T \left[\ln \left(rac{I_1}{\ell_1}
ight) + \ln \left(rac{I_2}{\ell_2}
ight)
ight] &= n U_T \left[\ln \left(rac{I_3}{\ell_3}
ight) + \ln \left(rac{I_4}{\ell_4}
ight)
ight] \ & \ln \left(rac{I_1 I_2}{\ell_1 \ell_2}
ight) &= \ln \left(rac{I_3 I_4}{\ell_3 \ell_4}
ight) \ & rac{I_1 I_2}{\ell_1 \ell_2} = rac{I_3 I_4}{\ell_3 \ell_4} \ & I_1 I_2 = I_3 I_4 \ , ext{if } \ell_1 \ell_2 = \ell_3 \ell_4 \end{aligned}$$

L

_

4

VL



$$egin{aligned} &I_1I_2=I_3I_4\ &I_1=I_a\,\,, I_2=I_b+i_b\,\,, I_3=I_b\,\,, I_4=I_b\,\,, I_4=I_$$

$T_a + i_a$

$$i_b = rac{I_b}{I_a} i_a$$

 $\ell_1\ell_2=\ell_3\ell_4$

$$\ell_1 = I_{D0} rac{W}{L} e^{-V_{th}/nU_T}$$

$$\ell_2 = I_{D0} rac{W}{L} e^{-(V_{th}\pm\sigma_{th})/nU_T} = \ell_1 e^{\pm\sigma_{th}}$$

$$\sigma_{th} = rac{a_{vt}}{\sqrt{WL}}$$

$$rac{\ell_2}{\ell_1}=e^{\pmrac{a_{vt}}{\sqrt{WL}}/nU_T}$$

 n/nU_T

Demo

JNW_SV_SKY130A

Want to learn more?

An Always-On 3.8 u J/86 % CIFAR-10 Mixed-Signal Binary CNN Processor With All Memory on Chip in 28-nm CMOS

CAP-RAM: A Charge-Domain In-Memory Computing 6T-SRAM for Accurate and Precision-Programmable CNN Inference

ARCHON: A 332.7TOPS/W 5b Variation-Tolerant Analog CNN **Processor Featuring Analog Neuronal Computation Unit and Analog** Memory

IMPACT: A 1-to-4b 813-TOPS/W 22-nm FD-SOI Compute-in-Memory CNN Accelerator Featuring a 4.2-POPS/W 146-TOPS/mm2 CIM-SRAM With Multi-Bit Analog Batch-Normalization



