# TFE4188 - Lecture 1 Analog design fundamentals

# Goal for today

- Choosing transistor sizes is **complicated**
- How to make state-of-the-art designs
- **Recommendations** for transistor sizes

# Complicated



### Analog Design Process

- Define the problem, what are you trying to solve? •
- Find a circuit that can solve the problem (papers, ٠ books)
- Find right transistor sizes. What transistors ٠ should be weak inversion, strong inversion, or don't care?
- Check operating region of transistors (.op) •
- Check key parameters (.dc, .ac, .tran) ٠

- signals
- mismatch (Monte-Carlo simulation)
- Extract parasitics from layout. Resistance, capacitance, and inductance if necessary.
- in all corners and mismatch (if possible).
- If everything works, then your done.

On failure, go back as far as necessary

Check function. Exercise all inputs. Check all control

Check key parameters in all corners. Check

• Do layout, and check it's error free. Run design rule checks (DRC). Check layout versus schematic (LVS)

On extracted parasitic netlist, check key parameters

Assume active ( $V_{ds} > V_{eff}$  in strong inversion, or  $V_{ds} > 3V_T$  in weak inversion) For diode connected transistors, this is always true

Weak inversion

$$I_D = I_{D0} rac{W}{L} e^{V_e f f / n V_T}$$
 ,  $V_{eff} \propto \ln I_D$ 

Strong inversion

$$I_D = rac{1}{2} \mu_n C_{ox} rac{W}{L} V_{eff}^2$$
 ,  $V_{eff} \propto \sqrt{I_D}$ 

Operating region for a diode connected transistor only depends on the current







 $P = 2 \times 19974 \times 9970 = 398 \text{ M}$ 

Typical ADC ~ 20 k transistors  $P_{ADC} = 20 \text{ k} \times 2 \times 398 \text{ M} = 16 \text{ P}$ 

### Flavors

Max	Unit
100	um
50	um

- Assume 5n quantization. Permutations per transistor (P)

#### **Too large solution space for exhaustive search**

### Picking transistor size



Not possible with exhaustive search Simplify as much as possible Use brain

**Fig. 2.** *NMOS* cross-section. In addition to stress from cap layers and Ge raised source-drain (S-D) implants, device dimensions such as distance from source-channel boundary to nearby STI (SA and SB), proximity and regularity of overlying metal patterns, and short distances to other device patterns within the local ( $< 2 \mu m$ ) stress field induce transverse ( $F_y$ ) and lateral ( $F_x$  and  $F_z$ ) stress components, which affect threshold and mobility. Increasing the distance to P+ ties increases local tub (bulk) resistance components R1 and R2, which isolate the device MOS model substrate node from the device subcircuit symbol  $V_b$  node and degrade HF performance. Hot carrier reliability stress is dependent on the sum of transverse and lateral fields  $E_y$  and  $E_x$ . These fields are increased near the drain by increasing source to bulk ( $V_{sb}$ ) and drain ( $V_d$ ) to gate ( $V_g$ ) or source ( $V_s$ ) voltages in various combinations. As hot carrier stress increases, damage to channel from interface trap density ( $N_{it}$ ) affects threshold and gate leakage.

# State-of-the-art



## How to make state-of-the-art designs

Know what is **known** 

Find a good **problem** to solve

Find an **architecture** that could work

Work through all **important** details

If publishing, have some **luck** 

There is no magic in state-of-the-art designs

However, a fast brain might get there faster. A slow brain may never reach the end.

# My only published stateof-the-art design



10

# rigger

# Analog Circuit Design in Nanoscale CMOS Technologies

Classic analog designs are being replaced by digital methods, using nanoscale digital devices, for calibrating circuits, overcoming device mismatches, and reducing bias and temperature dependence.

By LANNY L. LEWYN, Life Senior Member IEEE, TROND YTTERDAL, Senior Member IEEE, CARSTEN WULFF, Member IEEE, AND KENNETH MARTIN, Fellow IEEE



Fig. 6. A portion of an amplifier cell with regular device pitch in both X and Y directions (upper metal layers removed for clarity). For best HF performance, all devices' substrate ties are placed on either side of two-finger gate patterns. Grounded stripes of poly are interposed between device active area and all substrate ties to minimize the need for reticle compensation (OPC) and also reduce poly etch loading to achieve good CD accuracy.

CONTRIBUTED P A P E R

# Problem



**f**<sub>snyq</sub> [Hz]

# Architecture



#### ISSCC 2004 / SESSION 14 / HIGH-SPEED A/D CONVERTERS / 14.7

#### 14.7 A 6b 600MHz 10mW ADC Array in Digital 90nm CMOS

Dieter Draxelmayr

Infineon Design Centers, Villach, Austria

Low power A/D conversion is the key to many applications, especially in portable equipment. Therefore much effort has been put into the creation of low-power architectures and low-power designs [4,5]. In the last few years, we also saw the advent of parallel ADC structures designed to achieve higher speed than possible before. However, using parallelism we also can exploit the power efficiency of simple ADC structures in order to get high performance A/D conversion at low power. In this paper, eight successive approximation ADCs have been put in parallel to get high throughput at low power. We have achieved a sampling rate of 600MHz at a power consumption of 10mW, which to our knowledge is the lowest power reported for high speed ADCs. which are the buffer RAM. The nine smaller blocks next to them are the nine converters. In principle the converter array consists of eight converters, but there is also a nineth converter for evaluation purposes.

The chip has been fabricated in a "digital" 90nm CMOS process with 6 metal layers. The capacitors are formed with regular metallization layers, so no MIM-cap has been used. Due to the low analog requirements of the charge-redistribution architecture, only regular threshold transistors have been used. The chip operates at a supply from 1 to 1.2V. Current consumption is 8.5mA in the analog portion, as predicted.

Converter arrays are known to suffer from several mismatch effects. In principle, any kind of mismatch between the converters may generate additional error components. Figure 14.7.4 shows a spectrum of the array taken at 600MHz clock and 329MHz input frequency. We see several spurious tones which take the SINAD down to 24.6dB. The dominant tones come from the individual offset values. We can remove the offsets by sub-



Designing a SAR ADC from scratch takes times!

Could I design "once and for all" a process independent SAR architecture that is tolerant towards supply, temperature, process, mismatch and process technology?





### 9-bit SAR ADC with 28 nm FDSOI transistors

9-bit SAR ADC with IO voltage (180 nm) FDSOI transistors



#### Schematic









Simulation



# How to make multiple SAR ADCs with limited time?

Spend 50% of time for 6 months to **develop** a tool to make SAR ADCs

Spend 50% of time for 6 months to make the SAR **ADCs** 

#include "core/layoutcell.h"

typedef QMap<QString,QList<cIcSpice::SubcktInstance\*>> SARgroup;

namespace cIcCells{

class SAR : public cIcCore::LayoutCell Q OBJECT

public: virtual void place();

virtual void route();

int getCellWidth(SARgroup groups,QString group);

cIcCore::Instance\* placeAlternateMirror(SARgroup groups,QString group, int i, int x , int y, int xoffset);

int addSarRouting(int y,int msw,int mw);

static bool sortGraph(cIcCore::Graph\* a, cIcCore:: Graph \*b);

private: Rect\* sarn; Rect\* sarp:

};



16 k Perl lines. Ported to C++ for speed  $\Rightarrow$  ciccreator

**Carsten Wulff 2022** 

```
{ "name" : "DMOS" ,
"class" : "Gds::GdsPatternTransistor",
"yoffset": -0.5,
"widthoffset" : -1,
"fillCoordinatesFromStrings" : [
           "OD",
           "-----XXXX",
           "----xCxC-----xCxC",
           "----xxxx".
           "----xCxC-----xCxC",
           "-----xxxx"
        ],
           "PO",
           "-mmmmmmmmmmmm-----",
           "_____".
           "-mmmmmmmmcxc----"
           "_____"
           "-mmmmmmmmmmm-----"
        ],
           "M1",
           "-----XXXX"
           "----wDww-----xxxx"
           "----wGww---xBxx"
           "----wSww-----xxxx"
           "-----xxxx"
```

- Structure and any other property is described in JSON (JavaScript Object Notation)
- "name" is the name of the cell •
- "class" defines which object to use  $\bullet$
- All other classes in the JSON object refer to • object methods (there are some special functions, but more on that later)
- Convert a text string into a layout drawing •
  - c = contact•
  - C = center contact on rectangle left edge ۲
  - x = fill rectangle •
  - m = use minimum length poly •
  - w = use "width" from techfile
  - DGSB = add ports ۲









## A Compiled 9-bit 20-MS/s 3.5-fJ/conv.step SAR ADC in 28-nm FDSOI for Bluetooth Low Energy Receivers

	Weaver [5]	Harpe [9]	Patil [10]	Liu [11]	This	work
Technology (nm)	90	90	28 FDSOI	28	28 FDSOI	
Fsample (MS/s)	21	2	No sampling	100	2	20
Core area (mm <sup>2</sup> )	0.18	0.047	0.0032	0.0047	0.00312	
SNDR (dB) SFDR (dBc) ENOB (bits)	34.61	57.79 72.33	40	64.43 75.42	46.43	48.84
	5.45	6.7 - 9.4	6.35	10.41	7.42	7.82
Supply (V) Pwr (µW)	0.7 1110	0.7 1.64 -3.56	0.65 24	0.9 350	0.47 0.94	0.69 15.87
Compiled FoM (fJ/c.step)	Yes 838	No 2.8 - 6.6	No 3.7	No 2.6	Y 2.7	es 3.5

14-2 (7055)

IEEE Asian Solid-State Circuits Conference November 4 – 6, 2019 The Parisian Macao, Macao SAR, China

#### A 68 dB SNDR Compiled Noise-Shaping SAR ADC With On-Chip CDAC Calibration

Harald Garvik<sup>\*</sup>, Carsten Wulff<sup>†</sup> and Trond Ytterdal<sup>\*</sup>

Email: harald.garvik@ntnu.no

\*Dept. of Electronic Systems, Norwegian University of Science and Technology (NTNU), Trondheim, Norway <sup>†</sup>Nordic Semiconductor, Trondheim, Norway

Abstract—This paper<sup>1</sup> presents a noise-shaping SAR ADC with an on-chip, foreground capacitive DAC (CDAC) calibration system. At start-up, the ADC uses the LSBs in the CDAC to measure and digitize the errors of the MSBs. A synthesized digital module accumulates the noise-shaped measurements, computes calibration coefficients, and corrects ADC codes at run-time. The loop filter implements two optimal zeros and two poles, and achieves 27.8 dB in-band attenuation at an oversampling rate (OSR) of 4. The prototype is implemented in 28 nm FDSOI, and achieves 68.2 dB SNDR at 5 MHz bandwidth, while consuming 108.7 µW from a 0.8 V supply. The Walden FOM is 5.2 fJ/conv.- Fig. 1. Proposed noise-shaping SAR architecture. Blue blocks and paths are step. The layout of the ADC is compiled from a netlist, a rule file, and an object definition file.



only active in calibration mode.

#### Instance with ADC core only.



ADC instance with code correction.





**f<sub>snyq [Hz]</sub>** 

## SUN\_SAR9B\_GF130N

- └── SAR9B\_CV.json
- SAR9B\_CV.spi
- capacitor.json
- └── dmos\_gf130nm\_core.json
- gf\_130bcdlite.tech

9-bit is not the energy optimum for GF130N. The power consumption of the digital is too high. The energy optimum is more like 13-bit, however, the CDAC matching limits performance to about 10/11-bit

 $\log 2[(W_{130n}L_{130n})/(W_{28n}L_{28n})] = \log 2[(0.95 imes 0.14)/(0.258 imes 0.03)] = 4 ext{-bit extra}$ 







# Recommendations

# https://github.com/wulffern/aicex

#### Typical



— output_ide	gm_lvt/idgm_lvt_SchGtMttRtCt	TtVtDtBt.raw
0	9 1	0
0.		- <b>-</b>

#### Temperature



#### Process



#### Process and temperature



### What $gm/I_d$ would you pick?



#### Temperature and BINN 0 N1\_0 i=i(VREF) tc1={0.3/100}



Process, Temperature and BINN 0 N1\_0 i=i(VREF) tc1={0.3/100}



Carsten Wulff 2022

gm_lvt_temp/idgm_lvt_temp_SchGtRlClBsDsV	/tMttTt.raw
gm_lvt_temp/idgm_lvt_temp_SchGtRlClBsDs\	/tMssTt.raw
gm_lvt_temp/idgm_lvt_temp_SchGtRlClBsDsV	/tMffTt.raw
gm_lvt_temp/idgm_lvt_temp_SchGtRlClBsDsV	/tMttTh.raw
gm_lvt_temp/idgm_lvt_temp_SchGtRlClBsDsV	/tMssTh.raw
gm_lvt_temp/idgm_lvt_temp_SchGtRlClBsDs\	/tMffTh.raw
gm_lvt_temp/idgm_lvt_temp_SchGtRlClBsDs\	/tMttTl.raw
gm_lvt_temp/idgm_lvt_temp_SchGtRlClBsDsV	/tMssTl.raw
gm_lvt_temp/idgm_lvt_temp_SchGtRlClBsDs\	/tMffTl.raw
l l	
am lvt temp/idam lvt temp SchGtRIClBsDsV	/tMttTt.raw
gm lvt temp/idgm lvt temp SchGtRICIBsDsV	/tMssTt.raw
gm lvt temp/idgm lvt temp SchGtRICIBsDsV	/tMffTt.raw
gm lvt temp/idgm lvt temp SchGtRICIBsDsV	/tMttTh.raw
gm lvt temp/idgm lvt temp SchGtRICIBsDsV	/tMssTh.raw
gm lvt temp/idgm lvt temp SchGtRlClBsDsV	/tMffTh.raw
am lvt temp/idam lvt temp SchGtRICIBsDsV	/tMttTLraw
gm lvt temp/idgm lvt temp SchGtRICIBsDsV	/tMssTLraw





	General Purpose	Amplifiers	Current Mirror	Current Mirror	Casc
N	(P N)CHDL	(PIN)CHDLA	(PIN)CHDLCM	(PIN)CHDLCM2	
Ρ					

#### code Current Mirror





## sun\_tr\_sky130nm

# Use a few transistors that you know well. Know all important details

# Use M factor to scale current and gm. Bus notation M1<9:0> on instance name

Pick the right bias current for your circuit (constant, constant gm, proportional to temperature)



